|
US2005270107A1
|
|
Low distortion amplifier
|
|
US7154421B2
|
|
DNL/INL trim techniques for comparator based analog to digital converters
|
|
US7098700B2
|
|
Low power output driver
|
|
US7088148B2
|
|
Sample and hold circuit and bootstrapping circuits therefor
|
|
US7071781B2
|
|
High speed, high resolution amplifier topology
|
|
US6879276B2
|
|
Split cell bowtie digital to analog converter and method
|
|
US7098684B2
|
|
High speed switch
|
|
US6825697B1
|
|
High-performance track and hold circuit
|
|
US6882294B2
|
|
Resistive ladder, summing node circuit, and trimming method for a subranging analog to digital converter
|
|
US6717450B1
|
|
Monolithic I-load architecture for automatic test equipment
|
|
US6683904B2
|
|
RF transceiver with low power chirp acquisition mode
|
|
US6975189B1
|
|
On-chip multilayer metal shielded transmission line
|
|
US6580383B1
|
|
High resolution ADC based on an oversampled subranging ADC
|
|
US6693980B1
|
|
Wideband fast-hopping receiver front-end and mixing method
|
|
US6535062B1
|
|
Low noise, low distortion, complementary IF amplifier
|
|
US6931083B1
|
|
Low noise, low distortion, muxable Gilbert mixer signal processing system and method with AGC functionality
|
|
US6552343B1
|
|
Unit cell with fan-out for large focal plane arrays with small detector pitch
|
|
US6891424B1
|
|
Monolithic payload IF switch
|
|
US6636730B2
|
|
Wideband IF image rejecting receiver
|
