Application initiated tracing of its operation beginning with reset
US2013138420A1
Managing Varying Instrumentation Volumes to Prevent Data Loss
US2013151901A1
High volume recording of instrumentation data varying instrumentation volumes to prevent data loss
US2013091361A1
Minimizing the Amount of Time Stamp Information Reported With Instrumentation Data
US2013080820A1
Minimizing the use of chip routing resources when using timestamped instrumentation data by transmitting the most significant bits of the timestamp in series and transmitting the least significant bits of the timestamp in parallel
US2010275079A1
TAP state count specifying advanced mode command and command data
US2010251003A1
Recovery from the loss of synchronization with finite state machines
US2010241724A1
Preventing erroneous operation in a system which may enable unsupported features
US2010244890A1
Preventing erroneous operation in a system where synchronized operation is required
US2010031077A1
Alternate Signaling Mechanism Using Clock and Data
US2009013226A1
Select signal and component override signal controlling multiplexing TDI/TDO
US2009160488A1
Apparatus and method for clock signal synchronization in JTAG testing in systems having modules processing clock signals at different rates
US2009160507A1
Apparatus and method for clock signal synchronization in JTAG testing in systems having selectable modules processing data signals at different rates
US2006267815A1
Debug Tool Communication Through a Tool to Tool Connection
US2006273944A1
System With Trace Capability Accessed Through the Chip Being Traced
US2004117701A1
Apparatus and method for identification of a primary code start sync point following a return to primary code execution
US2004117487A1
Apparatus and method for capturing an event or combination of events resulting in a trigger signal in a target processor
