|
US2013326459A1
|
|
Power/performance optimization through temperature/voltage control
|
|
US2014074422A1
|
|
Adaptive power control using timing canonicals
|
|
US8578314B1
|
|
Circuit design with growable capacitor arrays
|
|
US2014067302A1
|
|
Product reliability estimation
|
|
US2014068283A1
|
|
Systems and methods for system power estimation
|
|
US8539429B1
|
|
System yield optimization using the results of integrated circuit chip performance path testing
|
|
US2014046466A1
|
|
Integrated circuit product yield optimization using the results of performance path testing
|
|
US2014024145A1
|
|
Method and structure for multi-core chip product test and selective voltage binning disposition
|
|
US8543960B1
|
|
Power and timing optimization for an integrated circuit by voltage modification across various ranges of temperatures
|
|
US2013125076A1
|
|
Disposition of integrated circuits using performance sort ring oscillator and performance path testing
|
|
US2013125073A1
|
|
Test path selection and test program generation for performance testing integrated circuit chips
|
|
US2011289470A1
|
|
Methods and systems to meet technology pattern density requirements of semiconductor fabrication processes
|
|
US2011288829A1
|
|
Method and system to optimize semiconductor products for power, performance, noise, and cost through use of variable power supply voltage compression
|
|
US2011283249A1
|
|
Method and system to predict a number of electromigration critical elements
|
|
US2009106712A1
|
|
Reliability evaluation and system fail warning methods using on chip parametric monitors
|
