Method and apparatus for content addressable memory with a partitioned match line
IL152149D0
Method and apparatus for distribution of bandwidth in a switch
US6944171B2
Scheduler method and device in a switch
US7002983B2
Device for datastream decoding
US7061868B1
Method for flow control in a switch and a switch controlled thereby
US6977940B1
Method and arrangement for managing packet queues in switches
US6625151B1
Multicasting method and arrangement
SE9804479D0
Converter for data in serial and parallel format, has twin port storage cells linked to data channels via database with buffer circuit
SE9803720D0
Sense amplifier, especially for CMOS transistor memory circuit, has clamped bit line sense amplifier design with non timed transistors in its output
SE9803694D0
Buffer memory organised into cells for temporary data storage, especially for ATM exchange, maintains queues for each incoming channel and lists of idle cells
EP0672322A1
An apparatus for transferring information from a first to a second electronic unit
