|
WO2008095201A1
|
|
Processor chip architecture having integrated high-speed packet switched serial interface
|
|
WO2008021372A2
|
|
Enhanced ethernet protocol for shortened data frames within a constrained neighborhood based on unique id
|
|
WO2008013888A2
|
|
Telecommunication and computing platforms with seria packet switched integrated memory access technolog
|
|
WO2007112109A2
|
|
Modular chassis providing scalable mechanical, electrical and environmental functionality for microtca and advanced tca boards
|
|
US2007255430A1
|
|
Shelf management controller with hardware/software implemented dual redundant configuration
|
|
CN101578590A
|
|
Omni-protocol engine for reconfigurable bit-stream processing in high-speed networks
|
|
EP1934758A2
|
|
Omni-protocol engine for reconfigurable bit-stream processing in high-speed networks
|
|
US2007067481A1
|
|
Omni-protocol engine for reconfigurable bit-stream processing in high-speed networks
|
|
US2007075758A1
|
|
Delay-locked loop
|
|
US2007205818A1
|
|
High-speed data sampler with input threshold adjustment
|
|
US2007006054A1
|
|
Input threshold adjustment in a synchronous data sampling circuit
|
|
US2007230618A1
|
|
Mixer-based phase control
|
|
US7240350B1
|
|
System and method for providing communications to processes
|
|
US7316017B1
|
|
System and method for allocatiing communications to processors and rescheduling processes in a multiprocessor system
|
|
US7386619B1
|
|
System and method for allocating communications to processors in a multiprocessor system
|
|
US7136397B2
|
|
Network architecture and system for delivering bi-directional xDSL based services
|
|
US7254237B1
|
|
System and method for establishing a secure connection
|
|
US7228375B1
|
|
System and method for efficient input/output of a computer system
|
|
US2003063562A1
|
|
Programmable multi-service queue scheduler
|
|
US2003058880A1
|
|
Multi-service queuing method and apparatus that provides exhaustive arbitration, load balancing, and support for rapid port failover
|
