|
US2019079578A1
|
|
Sequencer-based protocol adapter
|
|
WO2018165111A1
|
|
An operating point controller for circuit regions in an integrated circuit
|
|
US2016363985A1
|
|
Power manager with a power switch arbitrator
|
|
US2016188501A1
|
|
Reordering responses in a high performance on-chip network
|
|
US2015026494A1
|
|
Intelligent mesochronous synchronizer
|
|
US2013318308A1
|
|
Scalable cache coherence for a network on a chip
|
|
EP2758845A1
|
|
Apparatus and methods for an interconnect power manager
|
|
WO2012061700A1
|
|
Methods and apparatus for virtualization in an integrated circuit
|
|
WO2012030787A2
|
|
Intelligent power controller
|
|
KR20130101504A
|
|
Apparatus and methods to concurrently perform per-thread and per-tag memory access
|
|
US2011213949A1
|
|
Methods and apparatus for optimizing concurrency in multiple core systems
|
|
US2010057400A1
|
|
Method and system to monitor, debug, and analyze performance of an electronic design
|
|
US2008320255A1
|
|
Various methods and apparatus for configurable mapping of address regions onto one or more aggregate targets
|
|
US2008263486A1
|
|
Various methods and apparatuses for cycle accurate C-models of components
|
|
WO2008064122A2
|
|
Transaction co-validation across abstraction layers
|
|
US2008301708A1
|
|
Shared storage for multi-threaded ordered queues in an interconnect
|
|
US2007083831A1
|
|
Various methods and apparatuses for estimating characteristics of an electronic system's design
|
|
US2005210164A1
|
|
Various methods and apparatuses for width and burst conversion
|
|
US2005216641A1
|
|
Various methods and apparatus for width and burst conversion
|
|
US2006095635A1
|
|
Methods and apparatuses for decoupling a request from one or more solicited responses
|
