|
US2021083660A1
|
|
Semiconductor device with multiple independent gates
|
|
US2021043741A1
|
|
Termination for vertical trench shielded devices
|
|
US2020357755A1
|
|
Transistors with electrically active chip seal ring and methods of manufacture
|
|
US2020312657A1
|
|
Virtual wafer techniques for fabricating semiconductor devices
|
|
WO2020185193A1
|
|
Semiconductor package having side wall plating
|
|
WO2020185192A1
|
|
Semiconductor package having side wall plating
|
|
US2020243656A1
|
|
Split gate semiconductor with non-uniform trench oxide
|
|
US2019267456A1
|
|
Power semiconductor device with optimized field-plate design
|
