Rapid interconnect and logic testing of FPGA device
US2006119388A1
FPGA having a direct routing structure
US2006091903A1
Configurable logic device providing enhanced flexibility, scalability and providing area efficient implementation of arithmetic operation on n-bit variables
US7430726B2
System for delay reduction during technology mapping in FPGA
US2005156626A1
Optimal mapping of LUT based FPGA
EP1411431A2
Method and apparatus of reloading erroneous configuration data frames during configuration of PLDs
EP1968193A2
Utilization of unused IO block for core logic functions
EP1271783A2
FPGA with a simplified interface between the program memory and the programmable logic blocks
EP1351394A1
A field programmable device
EP1233517A1
A system for rapid configuration of a programmable logic device
