US2021103630A1
|
|
MAC Processing Pipeline having Conversion Circuitry, and Methods of Operating Same
|
US2021081211A1
|
|
IC including Logic Tile, having Reconfigurable MAC Pipeline, and Reconfigurable Memory
|
US2020401414A1
|
|
Multiplier-Accumulator Circuitry and Pipeline using Floating Point Data, and Methods of using Same
|
US2020326939A1
|
|
Multiplier-Accumulator Processing Pipelines and Processing Component, and Methods of Operating Same
|
US2020310818A1
|
|
Multiplier-Accumulator Circuitry having Processing Pipelines and Methods of Operating Same
|
US10778228B1
|
|
Reconfigurable data processing pipeline, and method of operating same
|
US10867096B1
|
|
FPGA implementing partial datapath processing, and method of operating same
|
US10855284B1
|
|
Process of routing tile-to-tile interconnects of an FPGA, and method of manufacturing an FPGA
|
WO2020046642A1
|
|
Multiplier-accumulator circuit, logic tile architecture for multiply-accumulate and ic including logic tile array
|
US10686447B1
|
|
Modular field programmable gate array, and method of configuring and operating same
|
US10775433B1
|
|
Programmable/configurable logic circuitry, control circuitry and method of dynamic context switching
|
US10523209B1
|
|
Test circuitry and techniques for logic tiles of FPGA
|
US2019028104A1
|
|
FPGA having programmable powered-up/powered-down logic tiles, and method of configuring and operating same
|
US2019007047A1
|
|
Clock architecture, including clock mesh fabric, for FPGA, and method of operating same
|
EP3639370A1
|
|
Clock distribution and generation architecture for logic tiles of an integrated circuit and method of operating same
|
EP3631987A1
|
|
Fpga having a virtual array of logic tiles, and method of configuring and operating same
|
US10684975B1
|
|
One-hot-bit multiplexer control circuitry and technique
|
WO2017040049A1
|
|
Block memory layout and architecture for programmable logic ic, and method of operating same
|
US9786361B1
|
|
Programmable decoupling capacitance of configurable logic circuitry and method of operating same
|
CN107005241A
|
|
Mixed radix and/or mixed mode switch matrix architectural framework and integrated circuit, and the method for operating it
|