|
US2013341801A1
|
|
Redeposition control in MRAM fabrication process
|
|
US2013267042A1
|
|
MRAM fabrication method with sidewall cleaning
|
|
US2013075840A1
|
|
Method for fabrication of a magnetic random access memory (mram) using a high selectivity hard mask
|
|
US2013126823A1
|
|
Memory device including transistor array with shared plate channel and method for making the same
|
|
US2013032775A1
|
|
MRAM with sidewall protection and method of fabrication
|
|
US2013056698A1
|
|
Resistive memory device having vertical transistors and method for making the same
|
|
US2013052752A1
|
|
MRAM etching processes
|
|
US2013032907A1
|
|
MRAM with sidewall protection and method of fabrication
|
|
US2012306005A1
|
|
Trough channel transistor and methods for making the same
|
|
US2012306033A1
|
|
Vialess memory structure and method of manufacturing same
|
|
US2012241826A1
|
|
Access transistor with a buried gate
|
|
US2009251973A1
|
|
Trench monos memory cell and array
|
