|
WO9641252A1
|
|
Computer system with video display controller having power saving modes
|
|
WO9416500A2
|
|
A structured programmable datapath for a digital processor
|
|
WO9414155A1
|
|
Graphics control planes for windowing and other display operations
|
|
WO9412929A1
|
|
A microcode cache system and method
|
|
WO9408287A1
|
|
System and method for handling load and/or store operations in a superscalar microprocessor
|
|
WO9326091A1
|
|
System and method for reducing ground bounce in integrated circuit output buffers
|
|
US5251164A
|
|
Low-power area-efficient absolute value arithmetic unit
|
|
US5297287A
|
|
System and method for resetting a microprocessor system
|
|
US5345394A
|
|
Method for generating power slits
|
|
US5079614A
|
|
Gate array architecture with basic cell interleaved gate electrodes
|
