|
WO0065565A1
|
|
High resolution display controller with reduced working frequency requirement for the display data handling circuitry
|
|
WO0065567A1
|
|
Multi-dimensional error diffusion with horizontal, vertical and temporal values
|
|
US6567875B1
|
|
USB data serializer
|
|
US6138177A
|
|
System and method of pin programming and configuration
|
|
US5905887A
|
|
Clock frequency detection for computer system
|
|
US5933611A
|
|
Dynamic scheduler for time multiplexed serial bus
|
|
US5907857A
|
|
Refresh-ahead and burst refresh preemption technique for managing DRAM in computer system
|
|
US5900016A
|
|
System for using a cache memory with a write-back architecture
|
|
US5890002A
|
|
System and method for bus master emulation
|
|
US5881271A
|
|
System and method for clock management
|
|
US6029251A
|
|
Method and apparatus for temperature sensing
|
|
US5968151A
|
|
System and method of positively determining ISA cycle claiming
|
|
US5790831A
|
|
VL-bus/PCI-bus bridge
|
|
US5860113A
|
|
System for using a dirty bit with a cache memory
|
|
US5768624A
|
|
Method and apparatus for employing ping-pong buffering with one level deep buffers for fast DRAM access
|
|
US5944807A
|
|
Compact ISA-bus interface
|
|
US5854638A
|
|
Unified memory architecture with parallel access by host and video controller
|
|
US5822768A
|
|
Dual ported memory for a unified memory architecture
|
|
US5719345A
|
|
Frequency modulation system and method for audio synthesis
|
|
US5639979A
|
|
Mode selection circuitry for use in audio synthesis systems
|
