|
US10726184B1
|
|
Method for optimizing place-and-routing using a random normalized polish expression
|
|
US10783292B1
|
|
Automated analog layout
|
|
US9767242B1
|
|
Filling vacant areas of an integrated circuit design
|
|
US8966425B1
|
|
Clock tree generation and routing
|
|
WO2008053164A1
|
|
Automatically routing nets with variable spacing
|
|
US2006294488A1
|
|
Integrated circuit routing and compaction
|
|
WO2007074402A2
|
|
High-speed shape-based router
|
|
US7373628B1
|
|
Method of automatically routing nets using a Steiner tree
|
|
US2007044060A1
|
|
System and technique of pattern matching and pattern replacement
|
|
US2007106969A1
|
|
Method of automatically routing nets according to parasitic constraint rules
|
|
US7257797B1
|
|
Method of automatic shape-based routing of interconnects in spines for integrated circuit design
|
|
US7131096B1
|
|
Method of automatically routing nets according to current density rules
|
|
US7784010B1
|
|
Automatic routing system with variable width interconnect
|
