|
CN103688261A
|
|
Method, system and computer program product of checking an integrated circuit layout for instances of a reference pattern
|
|
WO2009007311A1
|
|
Layout modification engine for modifying a circuit layout comprising fixed and free layout entities
|
|
WO2009000934A1
|
|
Semiconductor layout modification method based on design rule and user constraints
|
|
US2010185996A1
|
|
Semiconductor layout scanning method and system
|
|
WO2008031744A1
|
|
Method and system for adapting objects of a circuit layout
|
|
WO2008015111A2
|
|
Method and system for adapting a circuit layout to a predefined grid
|
|
WO2007147826A1
|
|
Layout processing system
|
