Division unit with normalization circuit and plural divide engines for receiving instructions when divide engine availability is indicated
US2012290817A1
Associating tag to branch instruction to access array storing predicted target addresses for page crossing targets for comparison with resolved address at execution stage
US2012290820A1
Suppressing branch prediction information update by branch instructions in incorrect speculative execution path
US2012259907A1
Pipelined divide circuit for small operand sizes
US2012216020A1
Instruction support for performing stream cipher
US2011296142A1
Processor and method providing instruction support for instructions that utilize multiple register windows
US2011276790A1
Instruction support for performing montgomery multiplication
US2011231636A1
Apparatus and method for implementing instruction support for performing a cyclic redundancy check (CRC)
US2011078414A1
Accessing a multibank register file using a thread identifier
US2010325188A1
Processor and method for implementing instruction support for multiplication of large operands
US2010246814A1
Apparatus and method for implementing instruction support for the data encryption standard (DES) algorithm
US2010250639A1
Apparatus and method for implementing hardware support for denormalized operands for floating-point divide operations
US2010246815A1
Apparatus and method for implementing instruction support for the kasumi cipher algorithm
US2010250964A1
Apparatus and method for implementing instruction support for the camellia cipher algorithm
US2010250966A1
Processor and method for implementing instruction support for hash algorithms
US2010250965A1
Apparatus and method for implementing instruction support for the advanced encryption standard (aes) algorithm
US8195919B1
Handling multi-cycle integer operations for a multi-threaded processor
