Multi-frequency debug network for a multiprocessor array
WO2008024695A2
Interactive debug system for multiprocessor array
EP2057554A1
Processor having multiple instruction sources and execution modes
US2007124565A1
Reconfigurable processing array having hierarchical communication network
EP1952583A2
System of virtual data channels across clock boundaries in an integrated circuit
EP1920307A1
Clock generation for multiple clock domains
US2007038782A1
System of virtual data channels across clock boundaries in an integrated circuit
TW200601099A
Hardware register on a chip, method of implementing a protocol register, machine-accessible medium embodying a data interface protocol or a software object, data pipeline element, data pipeline device, join element, fork element, data interface device...
