Communication system employing network of power-managed transceiver capable of generating clock sinal or bypassing data of digital system related to each transceiver
JP2011078129A
Communication system employing network of power managed transceivers that can generate clocking signal or enable data bypass of digital system associated with each transceiver
JP2002217772A
Communication system employing a network of power managed transceivers that can generate a clocking signal or enable data bypass of digital system associated with each transceiver
US6437710B1
Encoder within a communication system that avoids encoded DC accumulation and can use coding violations to synchronize a decoder and detect transmission errors
US6057791A
Apparatus and method for clocking digital and analog circuits on a common substrate to enhance digital operation and reduce analog sampling error
US6005904A
Phase-locked loop with protected output during instances when the phase-locked loop is unlocked
US6049254A
Phase-locked loop which can automatically adjust to and lock upon a variable input frequency
US5790064A
Apparatus and method for switching capacitors within a switched capacitor circuit at times selected to avoid data dependent loading upon reference voltage supplies
US5826072A
Pipelined digital signal processor and signal processing system employing same
