|
US2011074802A1
|
|
Architecture and instructions for accessing multi-dimensional formatted surface memory
|
|
US2011072213A1
|
|
Instructions for managing a parallel cache hierarchy
|
|
US2011078692A1
|
|
Coalescing memory barrier operations across multiple parallel threads
|
|
US2011072249A1
|
|
Unanimous branch instructions in a parallel thread processor
|
|
US2011078406A1
|
|
Unified addressing and instructions for accessing parallel memory spaces
|
|
US8200947B1
|
|
Systems and methods for voting among parallel threads
|
|
US2008184211A1
|
|
Virtual architecture and instruction set for parallel thread computing
|
