|
US2013124802A1
|
|
Techniques for evicting dirty data from a cache using a notification sorter and count thresholds
|
|
US2011087840A1
|
|
Efficient line and page organization for compression status bit caching
|
|
US2011072177A1
|
|
Virtual channels for effective packet transfer
|
|
US8862823B1
|
|
Compression status caching
|
|
US8060700B1
|
|
System, method and frame buffer logic for evicting dirty data from a cache using counters and data types
|
|
US8244984B1
|
|
System and method for cleaning dirty data in an intermediate cache using a data class dependent eviction policy
|
|
US8271734B1
|
|
Method and system for converting data formats using a shared cache coupled between clients and an external memory
|
|
US2010138614A1
|
|
Compression status bit cache and backing store
|
|
US8504773B1
|
|
Storing dynamically sized buffers within a cache
|
|
US8874844B1
|
|
Padding buffer requests to avoid reads of invalid data
|
|
US8595437B1
|
|
Compression status bit cache with deterministic isochronous latency
|
|
US8868838B1
|
|
Multi-class data cache policies
|
|
US8108610B1
|
|
Cache-based control of atomic operations in conjunction with an external ALU block
|
|
US8135926B1
|
|
Cache-based control of atomic operations in conjunction with an external ALU block
|
|
US8099650B1
|
|
L2 ECC implementation
|
|
US8156404B1
|
|
L2 ECC implementation
|
|
US8347065B1
|
|
System and method for concurrently managing memory access requests
|
|
US8706975B1
|
|
Memory access management block bind system and method
|
|
US8504794B1
|
|
Override system and method for memory access management
|
|
US8607008B1
|
|
System and method for independent invalidation on a per engine basis
|
