|
US2012154188A1
|
|
Sense-amplifier monotizer
|
|
US2012159123A1
|
|
Cstate boost method and apparatus
|
|
US2012159198A1
|
|
System for processor power limit management
|
|
US2012146708A1
|
|
Method and apparatus for application of power density multipliers optimally in a multicore system
|
|
US2012144215A1
|
|
Maximum current limiting method and apparatus
|
|
US2012144221A1
|
|
Load step mitigation method and apparatus
|
|
US2012105050A1
|
|
Method and system for varying sampling frequency to avoid software harmonics when sampling digital power indicators
|
|
US2012109550A1
|
|
Method and system of sampling to automatically scale digital power estimates with frequency
|
|
US2012105129A1
|
|
Apparatus for monolithic power gating on an integrated circuit
|
|
US2012066535A1
|
|
Mechanism for controlling power consumption in a processing node
|
|
US2012054515A1
|
|
Mechanism for voltage regulator load line compensation using multiple voltage settings per operating state
|
|
US2012053897A1
|
|
Determining transistor leakage for an integrated circuit
|
|
US2012023345A1
|
|
Managing current and power in a computing system
|
|
US2011314312A1
|
|
Managing multiple operating points for stable virtual frequencies
|
|
US2011301889A1
|
|
Flexible power reporting in a computing system
|
|
US2010122101A1
|
|
Method and apparatus for regulating power consumption
|
|
US2009249149A1
|
|
Low overhead soft error tolerant flip flop
|
