|
US2013007494A1
|
|
Managing processor-state transitions
|
|
US2012324258A1
|
|
Power state management of an input/output servicing component of a processor system
|
|
US2012110352A1
|
|
Method and apparatus for thermal control of processing nodes
|
|
US2012054519A1
|
|
Method and apparatus for demand-based control of processing node performance
|
|
US2011283124A1
|
|
Method and apparatus for cache control
|
|
US2011264934A1
|
|
Method and apparatus for memory power management
|
|
US2011112798A1
|
|
Controlling performance/power by frequency control of the responding node
|
|
US2011078478A1
|
|
Method and apparatus for transitioning devices between power states based on activity request frequency
|
|
US2010287394A1
|
|
North-bridge to south-bridge protocol for placing processor in low power state
|
|
US2010162256A1
|
|
Optimization of application power consumption and performance in an integrated system on a chip
|
|
US2009235260A1
|
|
Enhanced control of CPU parking and thread rescheduling for maximizing the benefits of low-power state
|
|
US2010058078A1
|
|
Protocol for power state determination and demotion
|
|
US2009235105A1
|
|
Hardware monitoring and decision making for transitioning in and out of low-power state
|
