|
US6567967B2
|
|
Method for designing large standard-cell base integrated circuits
|
|
US6523161B1
|
|
Method to optimize net lists using simultaneous placement and logic optimization
|
|
US6775808B1
|
|
Method and apparatus for generating sign-off prototypes for the design and fabrication of integrated circuits
|
|
US6446239B1
|
|
Method and apparatus for optimizing electronic design
|
|
US6449761B1
|
|
Method and apparatus for providing multiple electronic design solutions
|
|
US6651232B1
|
|
Method and system for progressive clock tree or mesh construction concurrently with physical design
|
|
US6367051B1
|
|
System and method for concurrent buffer insertion and placement of logic gates
|
|
US6385760B2
|
|
System and method for concurrent placement of gates and associated wiring
|
|
US6286128B1
|
|
Method for design optimization using logical and physical information
|
|
US6099580A
|
|
Method for providing performance-driven logic optimization in an integrated circuit layout design
|
