|
US8595675B1
|
|
Local objective optimization in global placement of an integrated circuit design
|
|
US2014007036A1
|
|
Separate refinement of local wirelength and local module density in intermediate placement of an integrated circuit design
|
|
US2013326455A1
|
|
Element placement in circuit design based on preferred location
|
|
US2013283225A1
|
|
Datapath placement using tiered assignment
|
|
US2013086545A1
|
|
Evaluating routing congestion based on average global edge congestion histograms
|
|
US2013086544A1
|
|
Consideration of local routing and pin access during VLSI global routing
|
|
US2013086537A1
|
|
Routability using multiplexer structures
|
|
US2012324409A1
|
|
Accuracy pin-slew mode for gate delay calculation
|
|
US2012266124A1
|
|
Placement of structured nets
|
|
US2012124539A1
|
|
Clock optimization with local clock buffer control optimization
|
|
US2012054708A1
|
|
Electronic design automation object placement with partially region-constrained objects
|
|
US2011302544A1
|
|
Post-placement cell shifting
|
|
US2009089721A1
|
|
Method for incremental, timing-driven, physical-synthesis optimization
|
|
US2008288905A1
|
|
Method and Apparatus for Congestion Based Physical Synthesis
|
