|
WO9522791A2
|
|
Method and apparatus for single cycle cache access on double word boundary cross
|
|
WO9522102A1
|
|
Method and apparatus for simultaneously executing instructions in a pipelined microprocessor
|
|
WO9522107A1
|
|
Method and apparatus for testing the functionality of a microprocessor
|
|
TW234175B
|
|
Randomly-accessible instruction buffer for microprocessor
|
|
US5442775A
|
|
Two clock microprocessor design with stall
|
|
US5564030A
|
|
Circuit and method for detecting segment limit errors for code fetches
|
|
US5515521A
|
|
Circuit and method for reducing delays associated with contention interference between code fetches and operand accesses of a microprocessor
|
|
US5537559A
|
|
Exception handling circuit and method
|
|
US5596739A
|
|
Method and apparatus for detecting memory segment violations in a microprocessor-based system
|
