|
US9129079B1
|
|
Solving a circuit network in hierarchical, multicore, and distributed computing environment
|
|
US9122837B1
|
|
Validating integrated circuit simulation results
|
|
US9111058B1
|
|
Solving a hierarchical circuit network using a barycenter compact model
|
|
US9286430B1
|
|
Hierarchical visualization-based analysis of integrated circuits
|
|
US8818786B1
|
|
Network tearing for circuit simulation
|
|
US8903686B1
|
|
Partitioning electronic circuits for simulation on multicore processors
|
