|
US10749661B1
|
|
ADC-based SerDes with sub-sampled ADC for eye monitoring
|
|
US10770100B1
|
|
Balanced current mirrors for biasing a magnetic resistor in a hard disk drive
|
|
US2020159615A1
|
|
Serial management interface with improved reliability
|
|
US10748852B1
|
|
Multi-chip module (MCM) with chip-to-chip connection redundancy and method
|
|
US2021125952A1
|
|
Ic chip package with dummy solder structure under corner, and related method
|
|
US2021118477A1
|
|
Multiple sense amplifier and data path-based pseudo dual port sram
|
|
US2021096871A1
|
|
Merge execution unit for microinstructions
|
|
US10993243B1
|
|
Systems and methods for uplink power control and rate adaptation within a wireless local area network (WLAN)
|
|
US2021081323A1
|
|
Method of improving l1 icache performance with large programs
|
|
US2021073132A1
|
|
Method of cache prefetching that increases the hit rate of a next faster cache
|
|
US2021065784A1
|
|
Multi-port high performance memory
|
|
US2021034567A1
|
|
Multi-port memory architecture for a systolic array
|
|
US10840892B1
|
|
Fully digital, static, true single-phase clock (TSPC) flip-flop
|
|
US2019380130A1
|
|
Methods and apparatus for combining received uplink transmissions
|
|
US10826489B1
|
|
Selection circuit
|
|
US2019373584A1
|
|
Methods and apparatus for descrambling received uplink transmissions
|
|
US10707411B1
|
|
MRAM structure for efficient manufacturability
|
|
US10820371B1
|
|
Hardware data transport in wireless data transceiver
|
|
US2019364491A1
|
|
Methods and apparatus for providing a resource element (re) identification system to process received uplink transmissions
|
|
US10891136B1
|
|
Data transmission between memory and on chip memory of inference engine for machine learning via a single data gathering instruction
|
