|
TW201712695A
|
|
A wire-protecting case and the cable using the wire-protecting case
|
|
US2013106516A1
|
|
Fast settling reference voltage buffer and method thereof
|
|
US2013249506A1
|
|
Integrated switch-capacitor DC-DC converter and method thereof
|
|
US2013222023A1
|
|
Digital phase lock loop and method thereof
|
|
US2013128642A1
|
|
Signal level detector and method thereof
|
|
US2013106525A1
|
|
Single-staged balanced-output inductor-free oscillator and method thereof
|
|
US2013106515A1
|
|
Method and apparatus of common mode compensation for voltage controlled delay circuits
|
|
US2013076439A1
|
|
Limiting amplifier and method thereof
|
|
US2013069727A1
|
|
Transimpedance amplifier and method thereof
|
|
US2012229184A1
|
|
All digital serial link receiver with low jitter clock regeneration and method thereof
|
|
US2012225234A1
|
|
Sticker Structure with an Antibacterial Function
|
|
US2011089988A1
|
|
Self-calibrating R-2R ladder and method thereof
|
|
US2012043959A1
|
|
Received signal strength indicator and method thereof
|
|
US2011012683A1
|
|
Method and apparatus of phase locking for reducing clock jitter due to charge leakage
|
|
US2011316600A1
|
|
Serial link receiver and method thereof
|
|
US2011254631A1
|
|
Reference assisted control system and method thereof
|
|
US2011235695A1
|
|
High-speed continuous-time feedback equalizer for serial link receiver
|
|
US2010225513A1
|
|
Self-calibrating pipeline ADC and method thereof
|
|
US2011115755A1
|
|
Interface circuit and method for transmitting data through the same
|
|
US2010086090A1
|
|
Clock-data recovery and method for binary signaling using low resolution ADC
|
