|
US2012074571A1
|
|
Methods and architectures for bottomless interconnect vias
|
|
US2009321934A1
|
|
Self-aligned cap and barrier
|
|
US2009160055A1
|
|
IC solder reflow method and materials
|
|
US2010283570A1
|
|
Nano-encapsulated magnetic particle composite layers for integrated silicon voltage regulators
|
|
US2012286372A1
|
|
Reliability of high-K gate dielectric layers
|
|
US2008223287A1
|
|
Plasma enhanced ALD process for copper alloy seed layers
|
|
US2008160204A1
|
|
Spontaneous copper seed deposition process for metal interconnects
|
|
US2008132050A1
|
|
Deposition process for graded cobalt barrier layers
|
|
US2007205510A1
|
|
Noble metal barrier layers
|
|
US2008045013A1
|
|
Iridium encased metal interconnects for integrated circuit applications
|
|
US2007281476A1
|
|
Methods for forming thin copper films and structures formed thereby
|
|
US2007269981A1
|
|
Electroless treatment of noble metal barrier and adhesion layer
|
|
US2007264816A1
|
|
Copper alloy layer for integrated circuit interconnects
|
|
US2007207611A1
|
|
Noble metal precursors for copper barrier and seed layer
|
