Retaining operating system crash information in volatile memory across a power cycle
US2010325457A1
Processor system in low power state retention mode with linear regulator off and switch regulator low in power management IC
US9128703B1
Processor that transitions to an idle mode when no task is scheduled to execute and further enters a quiescent doze mode or a wait mode depending on the value of a reference counter