|
US2014173386A1
|
|
Circuitry and method for correcting 3-bit errors containing adjacent 2-bit error
|
|
US2014075272A1
|
|
Device and method for testing a circuit to be tested
|
|
US2014052896A1
|
|
System and method for emulating an EEPROM in a non-volatile memory device
|
|
US2013305119A1
|
|
Method and device for correction of ternary stored binary data
|
|
US2013212452A1
|
|
Apparatus and method for comparing pairs of binary words
|
|
US2012144260A1
|
|
Apparatus and method for detecting an error within a coded binary word
|
|
US2012133424A1
|
|
Charge pumps with improved latchup characteristics
|
|
US2012117448A1
|
|
Apparatus and method for correcting at least one bit error within a coded bit sequence
|
|
US2010265783A1
|
|
Self-timed integrating differential current
|
|
DE19534628A1
|
|
Pneumatic drive unit for vehicle
|
