|
US2014025881A1
|
|
Self-reconfigurable address decoder for associative index extended caches
|
|
US2013289965A1
|
|
FET-bounding for fast TCAD-based variation modeling
|
|
US8490244B1
|
|
Methodologies for automatic 3-D device structure synthesis from circuit layouts for device simulation
|
|
US2013212444A1
|
|
Methodology for correlated memory fail estimations
|
|
US2013126817A1
|
|
E-fuses containing at least one underlying tungsten contact for programming
|
|
US2013077415A1
|
|
Circuit for memory cell recovery
|
|
US2012290281A1
|
|
Table-lookup-based models for yield analysis acceleration
|
|
US2012046929A1
|
|
Statistical Design with Importance Sampling Reuse
|
|
US2011313747A1
|
|
Technology computer-aided design (TCAD)-based virtual fabrication
|
|
US2011199817A1
|
|
Robust local bit select circuitry to overcome timing mismatch
|
|
US2011191091A1
|
|
Table lookup method for physics based models for SPICE-like simulators
|
|
US2010262414A1
|
|
Methodology for correlated memory fail estimations
|
|
US2010257492A1
|
|
On-chip leakage current modeling and measurement circuit
|
|
US2010131259A1
|
|
In-situ design method and system for improved memory yield
|
|
US2009070716A1
|
|
System and method for optimization and predication of variability and yield in integrated ciruits
|
|
US2006203581A1
|
|
Efficient method and computer program for modeling and improving static memory performance across process variations and environmental conditions
|
|
US8225363B1
|
|
Wireless information transfer and interactive television system
|
