|
US2014063997A1
|
|
DRAM refresh
|
|
US2014043927A1
|
|
Method for optimizing refresh rate for DRAM
|
|
US2014006897A1
|
|
Correction of structured burst errors in data
|
|
US2013212427A1
|
|
Reclaiming discarded solid state devices
|
|
US2013166822A1
|
|
Solid-state storage management
|
|
US2012311262A1
|
|
Memory cell presetting for improved memory performance
|
|
US2012226962A1
|
|
Wear-focusing of non-volatile memories for improved endurance
|
|
US2012144272A1
|
|
Probabilistic multi-tier error correction in not-and (NAND) flash memory
|
|
US2012144249A1
|
|
Program disturb error logging and correction for flash memory
|
|
US2012096328A1
|
|
Multi-write endurance and error control coding of non-volatile memories
|
|
US2012049144A1
|
|
Post-fabrication self-aligned initialization of integrated devices
|
|
US2011317481A1
|
|
Planar phase-change memory cell with parallel electrical paths
|
|
US2011246703A1
|
|
Constrained coding to reduce floating gate coupling in non-volatile memories
|
|
US2011138104A1
|
|
Multi-write coding of non-volatile memories
|
|
US2011138105A1
|
|
Non-volatile memories with enhanced write performance and endurance
|
|
US2010281340A1
|
|
Adaptive endurance coding of non-volatile memories
|
