|
US9460252B1
|
|
Functional property ranking
|
|
US9158874B1
|
|
Formal verification coverage metrics of covered events for circuit design properties
|
|
WO2015062013A1
|
|
Data propagation analysis for debugging a circuit design
|
|
US2015100932A1
|
|
Manipulation of traces for debugging a circuit design
|
|
US8984461B1
|
|
Visualization constraints for circuit designs
|
|
US8954904B1
|
|
Veryifing low power functionality through RTL transformation
|
|
US9104824B1
|
|
Power aware retention flop list analysis and modification
|
|
US9449196B1
|
|
Security data path verification
|
|
US8826201B1
|
|
Formal verification coverage metrics for circuit design properties
|
|
US7506288B1
|
|
Interactive analysis and debugging of a circuit design during functional verification of the circuit design
|
|
US7895552B1
|
|
Extracting, visualizing, and acting on inconsistencies between a circuit design and its abstraction
|
|
US7421668B1
|
|
Meaningful visualization of properties independent of a circuit design
|
|
US7418678B1
|
|
Managing formal verification complexity of designs with counters
|
|
US7237208B1
|
|
Managing formal verification complexity of designs with datapaths
|
|
US7065726B1
|
|
System and method for guiding and optimizing formal verification for a circuit design
|
|
US2004194046A1
|
|
Trace based method for design navigation
|
|
US2003208730A1
|
|
Method for verifying properties of a circuit model
|
|
US6611947B1
|
|
Method for determining the functional equivalence between two circuit models in a distributed computing environment
|
