|
US2013176703A1
|
|
Thermally-insulated micro-fabricated atomic clock structure and method of forming the atomic clock structure
|
|
US2013130439A1
|
|
Formed metallic heat sink substrate, circuit system, and fabrication methods
|
|
US8390093B1
|
|
System and method of galvanic isolation in digital signal transfer integrated circuits utilizing conductivity modulation of semiconductor substrate
|
|
US2013062729A1
|
|
Forming a ferromagnetic alloy core for high frequency micro fabricated inductors and transformers
|
|
US2013037908A1
|
|
Galvanic isolation fuse and method of forming the fuse
|
|
US2013001735A1
|
|
Thermally conductive substrate for galvanic isolation
|
|
US2012261753A1
|
|
DMOS transistor with a slanted super junction drift structure
|
|
US2012217610A1
|
|
Bonded Semiconductor Structure With Pyramid-Shaped Alignment Openings and Projections
|
|
US2012104548A1
|
|
Semiconductor capacitor with large area plates and a small footprint that is formed with shadow masks and only two lithography steps
|
|
US8056246B1
|
|
Ferrofluidic orientation sensor and method of forming the sensor
|
|
US2011269295A1
|
|
Method of Forming a Semiconductor Wafer that Provides Galvanic Isolation
|
|
US2011118607A1
|
|
Self-propelled robotic device that moves through bodily and other passageways
|
|
US2010142239A1
|
|
Fully integrated multi-phase grid-tie inverter
|
|
US2010144116A1
|
|
Method of forming high lateral voltage isolation structure involving two separate trench fills
|
|
US2009160592A1
|
|
Helical core on-chip power inductor
|
|
US2009096548A1
|
|
Tuning and compensation technique for semiconductor bulk resonators
|
|
US2007066002A1
|
|
Source capacitor enhancement for improved dynamic IR drop prevention
|
