Implementing instruction set architectures with non-contiguous register file specifiers
US2009193231A1
Method and apparatus for thread priority control in a multi-threaded processor based upon branch issue information including branch confidence information
US2008034356A1
Pervasively data parallel information handling system and methodology for generating data parallel select operations
US2008034357A1
Method and apparatus for generating data parallel select operations in a pervasively data parallel system
US2008022278A1
System and method for dynamically partitioning an application across multiple processing elements in a heterogeneous processing environment
US2007283336A1
System and method for just-in-time compilation in a heterogeneous processing environment
