|
US2013283250A1
|
|
Thread Specific Compiler Generated Customization of Runtime Support for Application Programming Interfaces
|
|
US2013246737A1
|
|
SIMD compare instruction using permute logic for distributed register files
|
|
US2013151822A1
|
|
Efficient Enqueuing of Values in SIMD Engines with Permute Unit
|
|
US2012246654A1
|
|
Constant time worker thread allocation via configuration caching
|
|
US2012210073A1
|
|
Write-through cache optimized for dependence-free parallel regions
|
|
US2012198425A1
|
|
Management of conditional branches within a data parallel system
|
|
US2012060016A1
|
|
Vector Loads from Scattered Memory Locations
|
|
US2012060015A1
|
|
Vector loads with multiple vector elements from a same cache line in a scattered load operation
|
|
US2012011348A1
|
|
Matrix multiplication operations using pair-wise load and splat operations
|
|
US2011276786A1
|
|
Shared prefetching to reduce execution skew in multi-threaded systems
|
|
US2011219222A1
|
|
Building approximate data dependences with a moving window
|
|
US2011161643A1
|
|
Runtime extraction of data parallelism
|
|
US2011161642A1
|
|
Parallel execution unit that extracts data parallelism at runtime
|
|
US2011161623A1
|
|
Data parallel function call for determining if called routine is data parallel
|
|
US2011088020A1
|
|
Parallelization of irregular reductions via parallel building and exploitation of conflict-free units of work at runtime
|
|
US2011055484A1
|
|
Tracking and detecting thread dependencies using speculative versioning cache
|
|
US2011055517A1
|
|
Method and structure of using SIMD vector architectures to implement matrix multiplication
|
|
US2011047334A1
|
|
Checkpointing in speculative versioning caches
|
|
US2011047362A1
|
|
Version pressure feedback mechanisms for speculative versioning caches
|
|
US2011047359A1
|
|
Insertion of operation-and-indicate instructions for optimized SIMD code
|
