|
US2011276783A1
|
|
Thread fairness on a multi-threaded processor with multi-cycle cryptographic operations
|
|
US2010299499A1
|
|
Dynamic allocation of resources in a threaded, heterogeneous processor
|
|
US2010332806A1
|
|
Dependency matrix for the determination of load dependencies
|
|
US2010332804A1
|
|
Unified high-frequency out-of-order pick queue with support for triggering early issue of speculative instructions
|
|
US2010325394A1
|
|
System and method for balancing instruction loads between multiple execution units using assignment history
|
|
US2010318998A1
|
|
System and method for out-of-order resource allocation and deallocation in a threaded machine
|
|
US2010274993A1
|
|
Logical map table for detecting dependency conditions between instructions having varying width operand values
|
|
US2010274961A1
|
|
Physically-indexed logical map table
|
|
US2010274994A1
|
|
Processor operating mode for mitigating dependency conditions between instructions having different operand sizes
|
|
US8095778B1
|
|
Method and system for sharing functional units of a multithreaded processor
|
|
US8225034B1
|
|
Hybrid instruction buffer
|
