|
US6983359B2
|
|
Processor and method for pre-fetching out-of-order instructions
|
|
TWI220472B
|
|
Low-power cache and method for operating same
|
|
US2004268089A1
|
|
Apparatus and method for accessing registers in a processor
|
|
US2004268103A1
|
|
Apparatus and method for managing a processor pipeline in response to exceptions
|
|
US6844767B2
|
|
Hierarchical clock gating circuit and method
|
|
US2004255103A1
|
|
Method and system for terminating unnecessary processing of a conditional instruction in a processor
|
|
US2004243764A1
|
|
Tag array access reduction in a cache memory
|
|
US2004230781A1
|
|
Method and system for predicting the execution of conditional instructions in a processor
|
|
US2004225839A1
|
|
Method and system for cache power reduction
|
|
US7194601B2
|
|
Low-power decode circuitry and method for a processor having multiple decoders
|
|
US7594103B1
|
|
Microprocessor and method of processing instructions for responding to interrupt condition
|
|
US2004098564A1
|
|
Status register update logic optimization
|
|
US2003227300A1
|
|
Multiple asynchronous switching system
|
|
US6412063B1
|
|
Multiple-operand instruction in a two operand pipeline and processor employing the same
|
|
US6275926B1
|
|
System and method for writing back multiple results over a single-result bus and processor employing the same
|
|
US6351797B1
|
|
Translation look-aside buffer for storing region configuration bits and method of operation
|
|
US6009533A
|
|
Speculative bus cycle acknowledge for 1/2X core/bus clocking
|
|
US6351789B1
|
|
Built-in self-test circuit and method for validating an associative data array
|
|
US6005425A
|
|
PLL using pulse width detection for frequency and phase error correction
|
|
US6301647B1
|
|
Real mode translation look-aside buffer and method of operation
|
