|
US2012210164A1
|
|
Scheduler for multiprocessor system switch with selective pairing
|
|
US2012210162A1
|
|
State recovery and lockstep execution restart in a system with multiprocessor pairing
|
|
US2012210172A1
|
|
Multiprocessor switch with selective pairing
|
|
US2012185672A1
|
|
Local-only synchronizing operations
|
|
US2011173394A1
|
|
Ordering of guarded and unguarded stores for no-sync I/O
|
|
US2011173392A1
|
|
Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution
|
|
US2011172969A1
|
|
Opcode counting for performance measurement
|
|
US2011173403A1
|
|
Using DMA for copying performance counter data to memory
|
|
US2011173402A1
|
|
Hardware support for collecting performance counters directly to memory
|
|
US2009006762A1
|
|
Method and apparatus of prefetching streams of varying prefetch depth
|
