US2021103408A1
|
|
Pipeline using match-action blocks
|
US2021051116A1
|
|
Efficient packet queueing for computer networks
|
US2020351195A1
|
|
Embedded network packet data for use of alternative paths within a group of network devices
|
US2020314012A1
|
|
Congestion control in an on-chip network
|
US2020293499A1
|
|
Providing scalable and concurrent file systems
|
US2020334406A1
|
|
IC routing for silicon circuits with smaller geometries
|
WO2020197720A1
|
|
Low latency packet switch architecture
|
US2020169513A1
|
|
Fabric control protocol for data center networks with packet spraying over multiple alternate data paths
|
WO2020106626A1
|
|
History-based compression pipeline for data compression accelerator of a data processing unit
|
WO2020092795A2
|
|
Parallel coding of syntax elements for jpeg accelerator
|
WO2020092788A2
|
|
Data processing unit having hardware-based range encoding and decoding
|
WO2020086850A2
|
|
Flexible reliability coding for storage on a network
|
US2021097047A1
|
|
Data ingestion and storage by data processing unit having stream-processing hardware accelerators
|
US2021097108A1
|
|
Data flow graph-driven analytics platform using data processing units having hardware accelerators
|
US2021097082A1
|
|
Query processing using data processing units having dfa/nfa hardware accelerators
|
US2020092220A1
|
|
Timer management for network devices
|
WO2020051254A1
|
|
Dynamically changing configuration of data processing unit when connected to storage device or computing device
|
WO2020047351A1
|
|
Rapidly establishing a chain of trust in a computing system
|
WO2020050975A1
|
|
Removable i/o expansion device for data center storage rack
|
WO2020014272A1
|
|
Arc caching for deterministic finite automata of regular expression accelerator
|