|
US10673648B1
|
|
Network interface device that sets an ECN-CE bit in response to detecting congestion at an internal bus interface
|
|
US2018212879A1
|
|
Efficient intercept of connection-based transport layer connections
|
|
US10419242B1
|
|
Low-level programming language plugin to augment high-level programming language setup of an SDN switch
|
|
US2018176191A1
|
|
Efficient forwarding of encrypted TCP retransmissions
|
|
US10204046B1
|
|
High-speed and memory-efficient flow cache for network flow processors
|
|
US10496625B1
|
|
Ordering system that employs chained ticket release bitmap having a protected portion
|
|
US10365681B1
|
|
Multiprocessor system having fast clocking prefetch circuits that cause processor clock signals to be gapped
|
|
US10191867B1
|
|
Multiprocessor system having posted transaction bus interface that generates posted transaction bus commands
|
|
US10366019B1
|
|
Multiprocessor system having efficient and shared atomic metering resource
|
|
US9891898B1
|
|
Low-level programming language plugin to augment high-level programming language setup of an SDN switch
|
|
US9891985B1
|
|
256-bit parallel parser and checksum circuit with 1-hot state information bus
|
|
US10069767B1
|
|
Method of dynamically allocating buffers for packet data received onto a networking device
|
|
US9866480B1
|
|
Hash range lookup command
|
|
US9755910B1
|
|
Maintaining bypass packet count values
|
|
US10476747B1
|
|
Loading a flow tracking autolearning match table
|
|
US9755911B1
|
|
On-demand generation of system entry packet counts
|
|
US9727673B1
|
|
Simultaneous simulation of multiple blocks using efficient packet communication to emulate inter-block buses
|
|
US10034070B1
|
|
Low cost multi-server array architecture
|
|
US9755948B1
|
|
Controlling an optical bypass switch in a data center based on a neural network output result
|
|
US10129135B1
|
|
Using a neural network to determine how to direct a flow
|
