|
US2013283005A1
|
|
3-D stacked and aligned processors forming a logical processor with power modes controlled by respective set of configuration parameters
|
|
US2013073785A1
|
|
Retention management for phase change memory lifetime improvement through application and hardware profile matching
|
|
US2011225401A1
|
|
Executing touchBHT instruction to pre-fetch information to prediction mechanism for branch with taken history
|
|
US2011078412A1
|
|
Processor core stacking for efficient collaboration
|
|
US2010333056A1
|
|
Temperature-controlled 3-dimensional bus placement
|
|
US2010287358A1
|
|
Branch prediction path wrong guess instruction
|
|
US2009313462A1
|
|
Branch prediction instructions having mask values involving unloading and loading branch history data
|
