|
US2015310898A1
|
|
System and method for providing a configurable timing control for a memory system
|
|
US2016041933A1
|
|
System and method for implementing a multi-threaded device driver in a computer system
|
|
US2016041917A1
|
|
System and method for mirroring a volatile memory of a computer system
|
|
US2015347151A1
|
|
System and method for booting from a non-volatile memory
|
|
US2015326684A1
|
|
System and method of accessing and controlling a co-processor and/or input/output device via remote direct memory access
|
|
US2015324281A1
|
|
System and method of implementing an object storage device on a computer main memory system
|
|
US2013238849A1
|
|
Load reduction dual in-line memory module (LRDIMM) and method for programming the same
|
|
WO2012106806A1
|
|
System and method of interfacing co-processors and input/output devices via a main memory system
|
|
US2009115472A1
|
|
Multiple reference phase locked loop
|
|
US2009102525A1
|
|
Voltage Controlled Oscillator (VCO) with a wide tuning range and substantially constant voltage swing over the tuning range
|
|
US2007258491A1
|
|
Programmable asynchronous first-in-first-out (FIFO) structure with merging capability
|
|
WO2006056048A1
|
|
Receiver-based adaptive equalizer with pre-cursor compensation
|
|
US2008260016A1
|
|
Fully adaptive equalization for high loss communications channels
|
|
WO2005022745A1
|
|
Operating frequency reduction for transversal fir filter
|
