|
US2015058551A1
|
|
Picoengine pool transactional memory architecture
|
|
US2015054547A1
|
|
Hardware prefix reduction circuit
|
|
US2014136683A1
|
|
Inter-packet interval prediction operating algorithm
|
|
US2014136813A1
|
|
Transactional memory that performs a TCAM 32-bit lookup operation
|
|
US2014133320A1
|
|
Inter-packet interval prediction learning algorithm
|
|
US2014136814A1
|
|
Transactional memory that performs a split 32-bit lookup operation
|
|
US2014136798A1
|
|
Transactional memory that performs a PPM 32-bit lookup operation
|
|
US2014136812A1
|
|
Transactional memory that performs an ALUT 32-bit lookup operation
|
|
US2014126367A1
|
|
Network appliance that determines what processor to send a future packet to based on a predicted future arrival time
|
|
US2014075147A1
|
|
Transactional memory that performs an atomic look-up, add and lock operation
|
|
US2014068174A1
|
|
Transactional memory that performs a CAMR 32-bit lookup operation
|
|
US2014068109A1
|
|
Transactional memory that performs an atomic metering command
|
|
US2014025918A1
|
|
Transactional memory that performs a direct 32-bit lookup operation
|
|
US2014025920A1
|
|
Transactional memory that performs a direct 24-BIT lookup operation
|
|
US2014025919A1
|
|
Recursive use of multiple hardware lookup structures in a transactional memory
|
|
US2014025884A1
|
|
Transactional Memory that Performs a Statistics Add-and-Update Operation
|
|
US2014025858A1
|
|
Recursive lookup with a hardware trie structure that has no sequential logic elements
|
|
US2013219092A1
|
|
Global event chain in an island-based network flow processor
|
|
US2013219094A1
|
|
Commonality of memory island interface and structure
|
|
US2013215899A1
|
|
Distributed credit FIFO link of a configurable mesh data bus
|
