|
US5629636A
|
|
Ram-logic tile for field programmable gate arrays
|
|
WO9532433A1
|
|
Method for programming antifuses for reliable programmed links
|
|
US5777887A
|
|
FPGA redundancy
|
|
US5663591A
|
|
Antifuse with double via, spacer-defined contact
|
|
US5739681A
|
|
Voltage regulator with high gain cascode current mirror
|
|
US5465055A
|
|
RAM-logic tile for field programmable gate arrays
|
|
US5510629A
|
|
Multilayer antifuse with intermediate spacer layer
|
|
US5521440A
|
|
Low-capacitance, plugged antifuse and method of manufacture therefor
|
|
US5587613A
|
|
Low-capacitance, isotropically etched antifuse and method of manufacture therefor
|
|
US5572062A
|
|
Antifuse with silicon spacers
|
|
US5514900A
|
|
Mutlilayered antifuse with intermediate metal layer
|
|
US5682058A
|
|
Multilayer antifuse with low leakage and method of manufacture therefor
|
|
US5440167A
|
|
Antifuse with double via contact and method of manufacture therefor
|
|
US5453696A
|
|
Embedded fuse resistance measuring circuit
|
|
US5523612A
|
|
Method of manufacturing an antifuse with doped barrier metal layer and resulting antifuse
|
|
WO9312638A1
|
|
Extended architecture for field programmable gate array
|
|
WO9304499A1
|
|
An improved antifuse and method of manufacture thereof
|
|
WO9220109A1
|
|
A plug contact with antifuse and method of manufacture thereof
|
|
US5329153A
|
|
Antifuse with nonstoichiometric tin layer and method of manufacture thereof
|
|
US5336986A
|
|
Voltage regulator for field programmable gate arrays
|
