|
US2013330843A1
|
|
Method of manufacturing scaled equivalent oxide thickness gate stacks in semiconductor devices and related design structure
|
|
US2013277765A1
|
|
Semiconductor device including graded gate stack, related method and design structure
|
|
US2013175665A1
|
|
Thermally stable high-K tetragonal HFO2 layer within high aspect ratio deep trenches
|
|
US2013082337A1
|
|
Oxygen scavenging spacer for a gate electrode
|
|
US2012329230A1
|
|
Fabrication of silicon oxide and oxynitride having sub-nanometer thickness
|
|
US2012280370A1
|
|
Semiconductor device devoid of an interfacial layer and methods of manufacture
|
|
US2012181616A1
|
|
Structure and method of Tinv scaling for high κ metal gate technology
|
|
US2010237435A1
|
|
Method and structure for gate height scaling with high-k/metal gate technology
|
|
US2010038725A1
|
|
Changing effective work function using ion implantation during dual work function metal gate integration
|
|
US2009308636A1
|
|
In-situ silicon cap for metal gate electrode
|
