|
US2014006714A1
|
|
Scalable coherence for multi-core processors
|
|
US2012166733A1
|
|
Apparatus and method for improving data prefetching efficiency using history based prefetching
|
|
US2011145506A1
|
|
Replacing cache lines in a cache memory based at least in part on cache coherency state information
|
|
US2010330927A1
|
|
Link power savings with state retention
|
|
US2009254712A1
|
|
Adaptive cache organization for chip multiprocessors
|
|
US2005262184A1
|
|
Method and apparatus for interactively training links in a lockstep fashion
|
|
US2006041696A1
|
|
Methods and apparatuses for the physical layer initialization of a link-based system interconnect
|
