|
US9817929B1
|
|
Formal verification using microtransactions
|
|
US10133557B1
|
|
Modifying code to reduce redundant or unnecessary power usage
|
|
US2014067897A1
|
|
Formal verification of booth multipliers
|
|
US9201994B1
|
|
Flexible power query interfaces and infrastructures
|
|
US8037443B1
|
|
System, method, and computer program product for optimizing an altered hardware design utilizing power reports
|
|
US7761827B1
|
|
Integrated circuit design system, method, and computer program product that takes into account observability based clock gating conditions
|
|
US7966593B1
|
|
Integrated circuit design system, method, and computer program product that takes into account the stability of various design signals
|
|
US7673257B1
|
|
System, method and computer program product for word-level operator-to-cell mapping
|
|
US7539956B1
|
|
System and computer program product for simultaneous cell identification/technology mapping
|
|
US7607115B1
|
|
System, method and computer program product for timing-independent sequential equivalence verification
|
|
US7333032B1
|
|
System, method and computer program product for word-level computations and storage
|
|
US7350168B1
|
|
System, method and computer program product for equivalence checking between designs with sequential differences
|
|
US7284218B1
|
|
Method and system for inplace symbolic simulation over multiple cycles of a multi-clock domain design
|
|
US7287235B1
|
|
Method of simplifying a circuit for equivalence checking
|
