Determining server write activity levels to use to adjust write cache size
US2013151788A1
Dynamic prioritization of cache access
US2013145135A1
Performance of processors is improved by limiting number of branch prediction levels
US2013111135A1
Variable cache line size management
US2012215982A1
Partial line cache write injector for direct memory access write
US2012198121A1
Method and apparatus for minimizing cache conflict misses
US2012130928A1
Efficient storage of individuals for optimization simulation
US2011271283A1
Energy-aware job scheduling for cluster environments
US2012096241A1
Performance of emerging applications in a virtualized environment using transient instruction streams
US2011320793A1
Operating system aware branch predictor using a dynamically reconfigurable branch history table
US2011289270A1
System, method and computer program product for data transfer management
US2011153931A1
Hybrid storage subsystem with mixed placement of file contents
US2010161282A1
Workload performance projection for future information handling systems using microarchitecture dependent data
US2010162216A1
Workload performance projection via surrogate program analysis for future information handling systems
US2010049963A1
Multicore processor and method of use that adapts core functions based on workload execution
US2010023698A1
Enhanced coherency tracking with implementation of region victim hash for region coherence arrays
US2009182994A1
Two-level representative workload phase detection
US2009164759A1
Resolving conflicts by restarting execution of failed discretely executable subcomponent using register and memory values generated by main component after the occurrence of a conflict
US2009164755A1
Optimizing execution of single-threaded programs on a multiprocessor managed by compilation
US2009165016A1
Parallelizing single threaded programs by performing look ahead operation on the single threaded program to identify plurality of instruction threads prior to execution
