|
US2014082625A1
|
|
Management of resources within a computing environment
|
|
US2014019803A1
|
|
Hardware recovery in multi-threaded processor
|
|
US2013339688A1
|
|
Management of multiple nested transactions
|
|
US2013332670A1
|
|
Process identifier-based cache data transfer
|
|
US2013290802A1
|
|
Variable acknowledge rate to reduce bus contention in presence of communication errors
|
|
US2013275801A1
|
|
Reconfigurable recovery modes in high availability processors
|
|
US2013198492A1
|
|
Major branch instructions
|
|
US2013198491A1
|
|
Major branch instructions with transactional memory
|
|
US2013191599A1
|
|
Cache set replacement order based on temporal set recording
|
|
US2013191832A1
|
|
Management of migrating threads within a computing environment to transform multiple threading mode processors to single thread mode processors
|
|
US2013191678A1
|
|
In situ processor re-characterization
|
|
US2009217077A1
|
|
Processor error checking for instruction data
|
|
US2009217135A1
|
|
Address generation checking
|
|
US2009210775A1
|
|
Method and system for instruction address parity comparison
|
|
US2009204794A1
|
|
Methods computer program products and systems for unifying program event recording for branches and stores in the same dataflow
|
|
US2006173941A1
|
|
Systems and methods for implementing logic in a processor
|
